

TITLE	Page
Cover Sheet Block Diagram	1,2
CPU-Memory	3,
CPU-Control/MISC/CFG/Audio	4
CPU-PEG/Display/GND/POWER	5,6,7
DDR4 Slot-DIMM1~4, POWER/GND	8,9,10,11
PCH-Audio/Display/Clock	12
PCH-USB/PCIE/DMI/SATA	13
PCH-GPIO/USB OC#/SATASTRAP	14
PCH-LPC/SPI/SMBUS/MISC	15
PCH-Power/GND/Strap	16,17,18
PCIE Slot-X16/X1/X4/X8	19,20,21,22
SATA Connector	23
M.2 Card SLOT	24
USB POWER/USB2.0/PS2/USB3.0/TYP E C	25,26,27,28,29
LAN RTL8111H	30
VGA/DVI/HDMI Connector	31,32,33
AUDIO ALC1150	34,35
SIO-NTC6793D	36,37
CPU FAN &SYS FAN	38,39
ATX Power/F_Panel	40
ACPI-UPI Power	41
OV-NCT3933	42
+12VIN/VRM_EN&PGD	43
PWM-ISL95856 V CORE+VGT	44
V CORE MOS-PHASE 1~4,VGT 1!3	45,46,47
CPU PWR_VCCIO/ST/PLL/SA	48,49,50
DDR4 Power/Vpp25	51,52
PCH Core Power-UP1540Q	53
BIOS &Clear CMOS	54
Manual parts	55

MS-7A59

Intel -Kabylake plamform Z270

ATX

Ver: 2.1

CPU:

System Chipset:

kabylake-S

Z270

Onboard Chip:

HD Audio Codec:ALC1220

LAN:INTEL I219

SIO:Nuvoton 6795

Flash ROM: SPI 128MB

Main Memory:

DDRIV (800/1066/1333/1600/2133MHz) * 4 (Dual Channel)

ACPI:

PWM:

NIKO/UPI

UPI9508

Expansion Slots:

Other:

PCI Express (X16) Slot *1

PCI Express (X8) Slot *1

PCI Express (X4) Slot * 1

PCI Express (X1) Slot * 3

M2 * 3

SATA3.0 x6 (PCH)

FRONT USB2.0 *4


FRONTUSB3.0 *4


REAR USB3.0 *2


REAR USB2.0 *2

REAR USB TYPE A+C



MS-7A59 Block Diagram










CPURST#_R. need save 0.1u mlcc. for sa



Reserve for DCI.



X8 Ctrl		
ENABLE#	SLOT1	SLOT4
X8		
0	X8	X8
1	X16	X0



CFG Strap


CFG Table			
	HIGH	LOW	DESCRIPTION
0	No Lock	Lock	PCU PLL lock
1			RSVD
2	NORM	REVERSE	PEG LANE REVERSAL
3			RSVD
4	DISABLE	ENABLE	eDP
5	DISABLE	ENABLE	PEG0CFGSEL[0]
6	DISABLE	ENABLE	PEG0CFGSEL[1]
7	RESET#	BIOS REQ	PEG DEFER TRAINING
8			RSVD
9	PRESENT	NO PRESENT	SVID PRESENT
10			RSVD
11			RSVD
12			RSVD
13			RSVD
14	RSVD		
15	RSVD		



MICRO-STAR INT'L CO.,LTD

MS-7A59


Size	Document Description	Rev
Custom	CPU-Control/MISC/CFG/Audio	2.1
Date: Wednesday, November 09, 2016 Sheet 4 of 70		




CRB 1.0 update
TP37
For Test


2014.09.24
TP37 TP CPU J11


Vinafix.com














CRB 1.0 update
CRB unstuff
PCB come back remove


























Chassis Intrusion



RTC



擺在一起(注意到所有的SMBUS的分枝)



MICRO-STAR INT'L CO.,LTD


MS-7A59

Size Custom	Document Description PCH-Audio/Display/Clock	Rev 2.1
Date: Wednesday, November 09, 2016	Sheet 12 of 70	


PCH_CLK


RTC Block

Close to PCH





Vinafix.com






MICRO-STAR INT'L CO.,LTD		
MS-7A59		
Size Custom	Document Description PCH-USB/PCIE/DMI/SATA	Rev 2.1
Date: Wednesday, November 09, 2016	Sheet 13 of 70	






VSS




TOP Swap



Internal pull-down is disabled after PLTRST#


LPC eSPI Mode



0 : LPC
1 : eSPI

Internal pull-down is disabled after RSMRST


No Reboot



0 : DISABLE (Default)
1 : ENABLE

Internal pull-down is disabled after PLTRST#


Boot BIOS



0 : SPI
1 : LPC

Internal pull-down is disabled after PLTRST


AMT and SBA with confidentiality




0 : DISABLE
1 : ENABLE (Default)

Internal pull-down is disabled after RSMRST

HDA_SDO



ESPI FLASH SHARING MODE



0 : MASTER ATTACHED FLASH SHARING
1 : SLAVE ATTACHED FLASH SHARING


Internal pull-down is disabled after RSMRST



MICRO-STAR INT'L CO.,LTD

MS-7A59

Size Custom	Document Description PCH-Strap	Rev 2.1
Date: Wednesday, November 09, 2016	Sheet 18 of 70	



MODE_1

0: BIOS MODE
1: HW MODE (Default)

HW MODE




PCH Status	MODE_0	MODE_1
16,0	0	0
8,8	1	0

MODE_1/3

0: BIOS MODE
1: HW MODE (Default)






HW MODE

PCH Status	MODE_0/2	MODE_1
16,0	0	0
8,8	1	0



PCI_Express X4 Slot







12V - 2.1A
VCC3 - 3A
3VSBV - 375mA






MICRO-STAR INT'L CO.,LTD

MS-7A59

Size	Document Description	Rev
Custom	PCIE SLOT (X4)	2.1
Date: Wednesday, November 09, 2016	Sheet 21 of 70	






MICRO-STAR INT'L CO.,LTD		
MS-7A59		
Size	Document Description	Rev
Custom	PCIE SLOT (X1)	2.1
Date: Wednesday, November 09, 2016	Sheet 22 of 70	



Vinafix.com

M2_2_SEL
0:to m2_2
1:to SATA




MICRO-STAR INT'L CO.,LTD

MS-7A59

Size	Document Description	Rev
Custom	SATA Connector	2.1
Date: Wednesday, November 09, 2016	Sheet 23 of 70	


DIMM_SLOT

KRAIT GAMING LED >>WHITE:DOC-040S200-E07



LED 命名請以DIMM_LEDn n為數字

PCIE_SLOT_LED




Minimum gap should be greater of
>15mil with other signal.

Power Consumption


	3.3V	1.2V(1.05V)	3.3VSUS	1.05VSUS(1.2VSUS)	2.5V	Total Power
ASM1142	245mA	634mA	1mA	1mA		1573.8(mW)
ASM2142	TDP	TDP	TDP	TDP	300mA(TDP)	TDP

Layout Guide:

- 1.) USB3.1 to Connector Total Length < 1.5"
- 2.) VIA hole < 2





SMI connect to GPI which support smi function. SB side pull high 10K ohm to 3VSB. (Intel 8X & 9X series use GPIO10) (Intel SKL use GPP_C23)




atx5vab change to vcc5

ASM_SMI has internal Pull-up to VCC
ASM_WAKE has internal Pull-up to VCCSUS


X0/XI (95hm-Diff, Spacing 30mil)
UREXT,PEUREXT(W/S): 10/7
OCIA,OCIB,PPONA,PPONB(W/S): 5/8




ASM1142 1.2 VCC Power



ASM1142 1.2 VSB Power



EEPROM




MICRO-STAR INT'L CO.,LTD

MS-7A59

Size	Document Description	Rev
Custom	ASM 1142	2.1
Date: Wednesday, November 09, 2016	Sheet 27 of 70	

Current Mode

VBUS OC#




I_SEL0:I_SEL1


X	0	Default for 900mA
0	1	1.5A @5V
1	1	3A @5V

1.5A under S3 mode
3A under S0 mode


TYPE-A




USB Type-C MUX with Configuration Channel (CC)




TYPE-C



USB PORT POWER















5VDRV2, 5VSBDRV2 width 12mil,
Do NOT route near the edge of a board.













MICRO-STAR INT'L CO.,LTD

MS-7A59

Size Custom	Document Description USB POWER UP7501	Rev 2.1
Date: Wednesday, November 09, 2016		Sheet 29 of 70










MICRO-STAR INT'L CO.,LTD			
MS-7A59			
Size Custom	Document Description		Rev 2.1
Date: Wednesday, November 09, 2016		Sheet 31	of 70

Vinafix.com


LAN USB2.0 &3.0




PS2 Connector



PS2 Power










USB MODE





MICRO-STAR INT'L CO.,LTD		
MS-7A59		
Size Custom	Document Description Real USB&PS2	Rev 2.1
Date: Wednesday, November 09, 2016	Sheet 32 of 70	

HDMI USB3.0




Intel Lan- i219

8111H:B06-08111CC-R09
8111G:B06-081116C-R09




RJ45_USBX2_LEDX2_TX-RH-93


For EMI



UL2&UL3 close to connector



D0G-06A050C-A68
D0G-05A0300-I14




Do not pair MDI0 and MDI1 on the same TVSdevice (avoid LAN POE connecting issue). Otherpairing combination is ok.

The 10Kohm pull-up resistor (RL18) of CLK_REQ_N is connected to 3.3V Suspend/Core/etc. power well, depending on the power well of PCH's input PCIE<CLKREQ> buffer.

support WOL from Deep Sx:

Power source from 3VA (DSW power) & make sure MAX current is enough to support i218/i219.




MICRO-STAR INT'L CO.,LTD


MS-7A59

Size	Document Description	Rev
Custom	Intel Lan- i219	2.1
Date: Wednesday, November 09, 2016	Sheet 34 of 70	








VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)




U26 AVL:D0G-05A050C-005
D0G-06A050C-A68




U27 AVL:D0G-05A050C-005
D0G-06A050C-A68



For EMI



EMI












MICRO-STAR INT'L CO.,LTD



MS-7A59

Size	Document Description	Rev
Custom	DVI Connector	2.1
Date: Wednesday, November 09, 2016	Sheet 35 of 70	

HDMI, DVI : 1920x1200 at 60 Hz (16:10 WUXGA)




Vinafix.com



MICRO-STAR INT'L CO.,LTD		
MS-7A59		
Size	Document Description	Rev
Custom	HDMI Connector	2.1
Date: Wednesday, November 09, 2016	Sheet 36 of 70	

ALC1220




CPVDD POWER:ATX5VSB will Leakage to CVDD by ALC1220, so CVDD must keep 3.3V

MICRO-STAR INT'L CO.,LTD

MS-7A59




Size	Custom	Document Description	Rev
		AUDIO ACL1220-1	2.1
Date: Wednesday, November 09, 2016		Sheet	37 of 70




OC : C11-1067514-T04
GAMING: C91-1001611-N10

Close to U3

Close to Jack
ESD protect
D0G-2950500-SI0
D0G-3010510-I05




Rear Line OUT De-POP circuit (De-pop circuit for Rear Line out & Front Headphone out)






Digital


Analog




(add de-pop circuit by PM spec or customer request,
NOTE: add de-pop circuit need to change CA6, CA7, CA12, CA13, CA23, CA24 to TVS)








Audio moat is transparent and width 40mil



Vinafix.com



2016.07.06 Use TPS25944L



3VDSW

R522
X_4.7K


12,40 SLP_SUS#

R656
X_22K

C399
X_0.1uF


Q131
X_2N3904

SIO_SLPUSUS 40,51,63,64





2016/08/30

VCC5




SLI PLUS 不上件
KARIT 上件



MICRO-STAR INT'L CO.,LTD

MS-7A59

Size Custom	Document Description SIO-NTC6792D-2	Rev 2.1
Date: Wednesday, November 09, 2016		Sheet 42 of 70





Vinafix.com

- 1.MODE : USE MODE PIN change FAN MODE(PWM or DC FAN)
- 2.FAULT : USE FAULT PIN Triger OVT/OCV Protection,LOW Atcive (Reserve NEW IC)
- 3.FM : USE FM PIN For BIOS USE to Detect PWM or DC FAN & Show information(Reserve NEW IC)





MICRO-STAR INT'L CO.,LTD		
MS-7A59		
Size Custom	Document Description CPU FAN1	Rev 2.1
Date: Wednesday, November 09, 2016 Sheet 43 of 70		






Resever For FIX DC or PWM MODE USE By PM SPEC





Resever For FIX DC or PWM MODE USE By PM SPEC



TYPE J : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO

From SIO
40 SIO_SYS3_FAN >>
15 SYSFAN3_MODE >>

GPIO Control

	MODE(PIN7)
PWM MODE	HIGH
DC MODE	LOW
AUTO MODE	GPI(Floating)

Internall pull up 1.65V

Avoid NCT3947S MODE PIN Leakage

VCC3
FR89 X_10K/4
SYSFAN3_FIX_MODE
FR88 X_10K/4
C407 0.1u16
2016/08/29

Resever For FIX DC or PWM MODE USE By PM SPEC

TO SIO
SYS3_FANTAC 40

CPUFAN_PWR
>40mil



Notes:
PWM Mode : VOUT voltage follows VIN voltage
DC Mode : VOUT voltage is regulated to 3.8*DCIN voltage.
C22,C23,C263 close to FAN Connector

MSI

MICRO-STAR INT'L CO.,LTD

MS-7A59

Size Custom Document Description **SYSTEM FAN3** Rev 2.1
Date: Wednesday, November 09, 2016 Sheet 47 of 70



TYPE J : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO

From SIO
40 SIO_SYS3_FAN >>
15 SYSFAN3_MODE >>

GPIO Control

	MODE(PIN7)
PWM MODE	HIGH
DC MODE	LOW
AUTO MODE	GPI(Floating)

Internall pull up 1.65V

Avoid NCT3947S MODE PIN Leakage

VCC3
FR89 X_10K/4
SYSFAN3_FIX_MODE
FR88 X_10K/4
C407 0.1u16
2016/08/29

Resever For FIX DC or PWM MODE USE By PM SPEC

TO SIO
SYS3_FANTAC 40

CPUFAN_PWR
>40mil

Notes:
PWM Mode : VOUT voltage follows VIN voltage
DC Mode : VOUT voltage is regulated to 3.8*DCIN voltage.
C22,C23,C263 close to FAN Connector

TYPE J : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO

From SIO
40 SIO_SYS3_FAN >>
15 SYSFAN3_MODE >>

GPIO Control

	MODE(PIN7)
PWM MODE	HIGH
DC MODE	LOW
AUTO MODE	GPI(Floating)

Internall pull up 1.65V

Avoid NCT3947S MODE PIN Leakage

VCC3
FR89 X_10K/4
SYSFAN3_FIX_MODE
FR88 X_10K/4
C407 0.1u16
2016/08/29

Resever For FIX DC or PWM MODE USE By PM SPEC

TO SIO
SYS3_FANTAC 40

CPUFAN_PWR
>40mil

Notes:
PWM Mode : VOUT voltage follows VIN voltage
DC Mode : VOUT voltage is regulated to 3.8*DCIN voltage.
C22,C23,C263 close to FAN Connector

TYPE J : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO

From SIO
40 SIO_SYS3_FAN >>
15 SYSFAN3_MODE >>

GPIO Control

	MODE(PIN7)
PWM MODE	HIGH
DC MODE	LOW
AUTO MODE	GPI(Floating)

Internall pull up 1.65V

Avoid NCT3947S MODE PIN Leakage

VCC3
FR89 X_10K/4
SYSFAN3_FIX_MODE
FR88 X_10K/4
C407 0.1u16
2016/08/29


Resever For FIX DC or PWM MODE USE By PM SPEC

TO SIO
SYS3_FANTAC 40


CPUFAN_PWR
>40mil

Notes:
PWM Mode : VOUT voltage follows VIN voltage
DC Mode : VOUT voltage is regulated to 3.8*DCIN voltage.
C22,C23,C263 close to FAN Connector


TYPE J : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO






ATX POWER CONNECTOR





Front Panel



LED



TPM Confirm ESPI TPM card and TPM card pin difine (Not ready)




MICRO-STAR INT'L CO.,LTD

MS-7A59

Size	Document Description	Rev
Custom	ATX Power/F_Panel	2.1
Date: Wednesday, November 09, 2016		
Sheet 49 of 70		

LED



KRAIT GAMING LED >>WHITE:D0C-040S200-E07

開機斷電狀態下，4個LED先維持default全暗，開機通電後：

1. 首先進行CPU check CPU LED 亮，check PASS後則CPU LED減掉。
2. 接著依序進行Memory /memory LED亮check PASS後則memory LED減掉。
3. VGA的check/VGA LED亮，check PASS後則VGA LED減掉。
4. 因此最後正常順利開機後，三個LED燈都是減掉的。
(系統重啟或其他原因造成系統重開機，則LED仍按上述行為動作)

LED	PCH_GP20	PCH_GP21	PCH_GP22	PCH_GP23
亮	NATIVE PULL HIGH	GPO PULL HIGH	GPO PULL HIGH	NATIVE PULL HIGH
滅	NATIVE LOW	GPO LOW (default LOW)	GPO LOW (default LOW)	GPO LOW (default LOW)




MICRO-STAR INT'L CO.,LTD

MS-7A59


Size Custom	Document Description ATX Power/F_Panel	Rev 2.1
Date: Wednesday, November 09, 2016	Sheet 50 of 70	

3VDSW





5VDUAL

5VDUAL is power source of 1P0SB




5VDIMM FOR DDR



防G3-->S5底下5VSBDRV2瞬間有電變沒電,使得下一級電壓爬升有drop


3VSB cost down




MICRO-STAR INT'L CO.,LTD			
MS-7A59			
Size Custom	Document Description	Rev 2.1	
Date: Wednesday, November 09, 2016	Sheet 51	of 70	

UPI VOLTAGE CONSOLE

0x26:RH=18K,RL=13K



0x20:RH=10K,RL=OPEN





ADDRESS	0x2A	0X28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%




MICRO-STAR INT'L CO.,LTD

MS-7A59

Size Custom	Document Description OV-NCT3933/GPIO-NCT5605	Rev 2.1
Date: Wednesday, November 09, 2016	Sheet 52 of 70	






```
VCCSA&Vcore use same PWM IC, pull up VCC3
VCCSA&Vcore use different PWM IC, pull up VCCSA
VCCST_PWRGD can assert before or equal to PCH_PWROK, but must never lag it.
```






Size Custom	Document Description Rear I/O PS2	Rev 2.1
Date: Wednesday, November 09, 2016		Sheet 53 of 70




Vcore: ICC Max 100A VGT: ICC Max 48A
LL: 2.1 mohm LL: 3.1 mohm
OCP: 200A OCP: 75A









MICRO-STAR INT'L CO.,LTD		
MS-7A59		
Size	Document Description	Rev
Custom	VCORE MOS-PHASE 3-4	2.1
Date: Wednesday, November 09, 2016	Sheet 56 of 70	



RT7 放在L50與L52中間



RT8放置在VccGT 這組switching power 最熱的地方



MICRO-STAR INT'L CO.,LTD			
MS-7A59			
Size	Document Description	Rev	
Custom	VGT MOS-PHASE 1~2	2.1	
Date:	Wednesday, November 09, 2016	Sheet	57 of 70


VCCIO

0.95V; 5.5A


support OV=>NB685

IMAX 10A
ILIMIT=10A~12A
IOC=ILIMIT+40%*IMAX/2=12A~14A.

0.7776uH<L<1.1664uH




SLP_S3# assertion to VCCIO VR disabled <1uS.
SLP_S3# assertion to VCC, VCCGT, VCCIO and
VCCSA rails completely off. <500ms



SLP_S3# assertion to VR disabled
max:1us

For Cost down VCCST&VCCPLL merge

for Gaming3/5, Classic, ECO
and H110




Size Custom	Document Description CPU PWR_ST/PLL	Rev 2.1
Date: Wednesday, November 09, 2016		Sheet 60 of 70

DDR4_1.2V 2.5A+9.5A+1.2A=13.5A
 2.8A FOR CPU
 9.5A FOR 4DIMM
 1.2A FOR DDR VTT

$OCP = 13.5A * 1.5 = 20.25A$
 $Rocs(R3) = OCP * Rdson([Low side]) / 10uA$
 $= 20.25A * (4.6)mohm / 10uA$
 $= 9.315Kohm$

$Rocpset = 7.32K$
 $OCP = Rocset * Rdson(Low side) / 10uA$
 $= 7.32K * 3.6mohm / 10uA$
 $= 20.3A$


Rdson(low) 4.5V
 D03-4C05N03-005 : 5 mohm
 D03-632BA0C-N03 : 4.6mohm
 D03-3056M00-U47 : 6.2mohm



$$I_{rms} = I_{out} * \sqrt{((V_{out}/V_{in}) * [1 - (V_{out}/V_{in})])}$$


$$= 13.2 * 0.427$$

$$= 5.636A$$




Datasheet公式計算
 $L_{min} = ((V_{in} - 1.2V) / (F_{sw} * k * I_{out_max})) * (V_{out}/V_{in})$
 $= 0.7677uH (K = 30\%)$

若帶入CAP ESR計算, $0.2432uH < L < 1.2897uH$





4DIMM :2.84A FOR DDR VPP2.5V

VPP25 Power
2.5V; 2.24A



To make sure VPP EN after 5VDIMM stable

DDR VTT Power



MICRO-STAR INT'L CO.,LTD

MS-7A59

Size Custom	Document Description DDR4 Power-VPP25	Rev 2.1
Date: Wednesday, November 09, 2016		Sheet 62 of 70

PCH_1VSB

1.0V; 11.83A

OCP = 17.745A

Rocset = $1.5 * I_{max} * R_{dson}(low) / I_{ocset}$
 = $1.5 * 11.83 * 4.6mohm / 10uA$
 = 8.16K

Rocs:7.87K,OCP:
 D03-4C05N03-005 : 15.74A
 D03-632BA0C-N03 : 17.1A
 use UBIQ MOS need Check

Rdson(low)4.5V
 D03-3116M00-U47 : 3.6 mohm
 D03-632BA0C-N03 : 4.6mohm
 D03-3056M00-U47 : 6.2mohm

1504 change to 8125 I32-8125E0C-R11

$$I_{rms} = I_{out} * \sqrt{(V_{out}/V_{in}) * (1 - (V_{out}/V_{in}))}$$

$$= 10.664 * 0.4$$

$$= 4.2656A < 5000mA$$

$$I_{min} = ((V_{in} - V_{out}) / (F_{sw} * k * I_{out_max})) * (V_{out}/V_{in})$$


$$= 0.8335uH (K = 30\%)$$

$$V_{out} = V_{ref} * (1 + R_{821}/R_{822})$$




$$= 0.8 * (1 + 1K/3.92K)$$

$$= 0.8 * 1.2551$$

$$= 1.004V$$




MICRO-STAR INT'L CO.,LTD			
MS-7A59			
Size	Document Description	Rev	
Custom	PCH Core Power-RT8125	2.1	
Date: Wednesday, November 09, 2016	Sheet	63	of 70



Module Stuff CHIP_PWGD,
But PCH_PWROK may ramp up before CHIP_PWGD.

2014.09.09




MICRO-STAR INT'L CO.,LTD		
MS-7A59		
Size	Document Description	Rev
Custom	BIOS	2.1
Date: Wednesday, November 09, 2016	Sheet 64 of 70	

Co-Lay NOT USE U1 , R150 STUFF


RTCRST# R150 X OR/4 RTCRST# D

If STUFF R150 Please Check RTCRST# Double Pull High


20160629




if has discharge function R232 NC.




VBAT



Co-Lay NOT U1 , Stuff R18



Co-Lay NOT USE U1 , ALL UNSTUFF



MICRO-STAR INT'L CO.,LTD










MS-7A59

Size	Document Description	Rev
Custom	Clear CMOS	2.1
Date: Wednesday, November 09, 2016	Sheet 65 of 70	


PCB




PD0-07A5921-G37
PD0-07A5921-E48




Mounting Holes



Simulation



Optical Fiducial Marks-120



Test point

